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I. INTRODUCTION
Wireless PANs play a significant role in short-range wireless communications, especially for Internet of Things (IoT) devices. Different wireless standards are available like IEEE 802.15.1 (Bluetooth), IEEE 802.11 (Wi-Fi), IEEE 802.15.4 for ZigBee, and many more. These wireless standards work at different frequency ranges and for different applications. Nowadays, these wireless standards are adopted in IoT environments for different applications like Home automation, Smart city, medical care, industrial control systems, and agriculture field [1] [2] . The wireless standards have different bandwidth requirements based on the applications. The larger bandwidth consumes more network constraints and more power utilization.
The low-cost, small size wireless devices, low power consumption devices are commonly known as Low Rate (LR)-WPANs as per IEEE 802.15.4 standard. This standard supports a low data rate (250Kbps) for several diverse applications and best suited to wireless sensor nodes (WSNs). The Physical (PHY) layer and Medium access control (MAC) layer defined by the IEEE 802.15.4 standard as lower layers.
Similarly, the Application layer and Network layer along with security are defined by the ZigBee Alliance as upper layers for the formation of ZigBee Stack [1] [3] [4] and represented in Figure 1 . The application layer provides complete functionality of the device, and the network layer provides configuration, routing, and network manipulation information. These Upper Layers are connected through The Physical layer provides data and management services. The data services provide the transmission and reception of the PHY protocol data unit (PPDU) through a radio channel. The channel supports 868 MHz, 915MHz, and 2400MHz unlicensed bands. The MAC layer also provides data and management services across PHY data. The MAC layer supports Carrier sense and collision detection mechanisms to improve successful packet delivery.
The 802.15.4 standard supports Direct sequence (DS) spreading mechanism along with Offset QQPSK for Modulation with half sine-pulse shaping for 2.4GHz for low-cost implementation and high performance [5] [6] . The ZigBee-Alliance and IEEE 802.15.4 group are integrated for the new network modules for a Short-range of frequencies with different applications like home, industrial, medical, and also in MANET, VANET applications [7] [8] .
In this manuscript, the 802. 15 FPGA based ZigBee baseband modem designed by muni et al. [11] as per IEEE 802.15.4 standard. The design includes a transmitter with half-sine pulse shaping along with Receiver. The even and odd sample detection generates the In-phase and Quadrature phase, with addition followed by the chip to symbol mapping for the last output generation. The design consumes a larger chip area along with more power utilization. The Digital ZigBee Receiver for 2.4 GHz applications is presented by Ahmad et al. [12] on the FPGA Platform. The Receiver uses the Direct-sequence spread spectrum (DSSS) technique with O-QPSK demodulator for the chip to symbol to bit Mapping with chip synchronization and dispreading. The simulation results mean established hardware and suitable for real-time scenarios.
The 2.4 GHz ZigBee modem is presented by Gil et al. [13] for healthcare and biomedical applications using the 90nm-CMOS platform. The complete modem integrated into SoC implementation. The modem is analyzed using a spectrum analyzer for transmitter and receiver output signals, along with the Interface rejection ratio by concerning the Frequency. Wang et al. [14] present the Wireless ECG acquisition SoC for ZigBee applications, which includes ECG acquisition node, transmitter -Baseband, RF transmitter followed by RF receiver, Receiver-baseband with ECG display monitoring unit. The ZigBee baseband transmitter and Receiver works based 802.15.4 standard. Supare et al. [15] presented the Digital QAM based ZigBee modem design using HDL. They implemented on FPGA, which includes FIR filter, SIPO-PISO converters, up-down samplers, and Chip encoder-decoders. The wireless channel CC2500 module used receiving and transmitting the Channel packets. Oliveira et al. [16] present the Multi-regional (MR)-FSK modem for Smart Metering Utility Networks (SUN) applications. The modem is implemented and analyzed in both FPGA and 65-nm ASIC for resource analysis. The design is suitable for 802.15.4g IEEE standards.
Gomes et al. [17] present the Customizable and trustable End device (CUTE) for IoT applications, which includes heterogeneous architecture with the combination of a microcontroller unit (MCU) and reconfigurable computing unit (RCU). The design supports for low-end devices with fast FPGA accelerators along with IoT operating system. The Gomes et al. [18] present the 6LoWPAN accelerators for IoT devices, which include filters with IPv6, accelerator interface with 802.15.4 frame buffer, and logic unit, followed by Bus interface with ARM Cortex-M3 (IoT Stack. This designs support DoS and handling data securities in 6LoWPAN with detailed thread evaluation. Nain et al. [19] present the IEEE 802.15.4 modem with secure-phase encryption using the RC4 algorithm. The phase encryption and decryption, along with the key generation of RC4, works at the 1Mbps data rate. The frame synchronization and detection unit work-based clock scheduling algorithm with a secure header generator. The design analyzes the force search attack, along with integrity, data freshness, traffic analysis attack, and energy depletion attacks. Zolfaghari et al. [20] present the multi-mode W-PAN SoC for IoT devices on the 40-nm CMOS platform. The multi-mode includes Bluetooth, IEEE 802.15.4, and Bluetooth low energy (BLE) as a W-PAN device used in low power IoT applications. The work analyzes the TX-constellation and spectrum for the Enhanced data rate (EDR). The IEEE 802.15.4 based MAC layer is presented by Rajesh et al. [21] , which is the combination of hardware and software approaches, which includes ZigBee Stack layers and Tiny OS-components. The MAC-layer has carrier sense and collision signals along with frame check sequence using CRC for error control.
Most of the existing approaches are designed using CMOS-technology rather than the FPGA platform for most of the W-PAN applications. Very few FPGA implementations are presented for the 802.15.4 transceiver model with a lack of resource constraints problems. The proposed model overcomes the drawbacks of the above problems with optimized solutions.
III. 802.15.4 TRANSCEIVER MODULE
The IEEE 802.15.4 Transceiver works at an operating frequency of 2.4 GHz, and the data rate is fixed to 250Kbps along with a chip rate of 2Mbps. Direct Sequence (DS) is used as a Spread spectrum (SS) analysis with the help of Offset-Quadrature Phase shift keying (O-QPSK) modulation. The IEEE 802.15.4 Transceiver is suitable for ZigBee devices and works at low Rate (LR)-WPANs. The complete 802.15.4 Transceiver architecture is represented in Figure 2 . It mainly contains bits to symbols (B2S) and Symbol to bits (S2B) mapping, Symbols to chips (S2C), and chips to Symbols (C2S) conversion, Even-odd Mapping (EOM) and inverse EOM, O-QPSK Modulation and demodulation. The IEEE 802.15.4 Transceiver has transmitter and receiver modules along with the channel.
A. Transmitter Module
The 802.15.4 transmitter module mainly contains bits to symbols (B2S) Mapping, Symbols to chips (S2C) conversion, Even-odd Mapping (EOM), and O-QPSK Modulation. The input bits are 8-bit at 250 Kbps data rate and are in the form of either '0' or '1'. The B2S Mapping, map these 8-bit inputs into two parts for symbols creation. The LSB side input bits [3:0] are lower Symbol (S 3 S 2 S 1 S 0 ), and MSB side input bits [7:4] are upper Symbol (S 7 S 6 S 5 S 4 ) are represented in Figure 3 . The 4-bits are represented as 1 symbol as per IEEE standards. The Symbol to chip (S2C) conversion will perform based on DS-SS baseband modulation to reduce the loss of baseband in the transmitter. The 4-bit (1-symbol) are mapped to a 32-random sequence or (PN) data sequence as per Table I The 4-bit supports up to 16 different chip sequences of 32-bit data as represented in Table I . The chips rate is at 2 Mbps for the data conversion. The 4-bit symbol value is replaced with corresponding 32-bit chip sequence data. The 32-bit chip sequence is in the form of unipolar and converts to the bi-polar sequence. The even and odd chip sequence bits have separated by using EOM to process the Modulation. The even-chip sequence C 0 , C 2 , C 4 ... C 30 and odd chip sequence C 1 , C 3 , C 5 ... C 31 are concatenated separately to form 16-bit sequence as a modulated data. The even sequences used for an In-phase and odd-chip sequence used for Quadrature phase data for O-QPSK Modulation.
The O-QPSK Modulation is an offset form of QPSK modulation, and it generates the In-phase and quadrature-phase data using even and odd data sequences. The Carrier signals are generates using Digital frequency synthesizer (DFS). The two DFS modules are used for the generation of the sine and cosine signals as carrier data, which are multiplied with even and odd data sequences for the formation of In-phase and quadrature-phase Modulation. The quadrature-phase data is delayed by the 2-bit period than the In-phase data for the offset formation. The In-phase and quadrature-phase data are added for the formation of 802.15.4 modulated data. The channel receives the modulation data and adds noisy bits and generates the corrupted data to the Receiver.
B. Receiver Module
The Receiver 802.15.4 module has the inverse process of the transmitter module. It mainly contains O-QPSK demodulation, Inverse EOM, chips to Symbols (C2S) conversion, and symbols to Bits (S2B) mapping. The corrupted data received by the Receiver and sends for O-QPSK demodulation. First, it divides in-phase and quadrature-phase data for Modulation. The carrier signal data are generated by using DFS for the sine and cosine generation and are multiplied with in-phase and quadrature-phase data. The demodulated data generates Even and odd data signals for Inverse EOM. The inverse EOM concatenates the 16-bit even and odd sequences one after that serially for the generation of even and odd chip sequences. The de-spreading chip sequences are synchronized using the proper clocking mechanism.
The Chip to symbols (C2S) conversion performs separately for the even and odd chip sequences, for symbols creation at 2Mbps chip rate. The two 4-bits symbols are used for the formation of 8-bit recovered data bits at 250Kbps using Symbols to Bits (S2B) Mapping. The 802.15.4 Transceiver is digital transceiver architecture and performs the data bits transaction at 2.4GHz as per IEEE standards. The proposed 802.15.4 transceiver architecture suitable for LR-WPANs applications, and it meets the ZigBee Device standard specifications. The design is also applicable to any short-range wireless communication system for data transmission.
IV. RESULTS AND DISCUSSION
The 802.15.4 Transceiver module is designed and implemented on Atrix-7 FPGA with prototyping. The Verilog-HDL is used on Xilinx-ISE Environment for synthesis, and Modelsim 6.5f Simulation is used for simulation analysis. The hardware constraints like area, Time, and Power are analyzed. The transceiver module includes both transmitter and receiver modules that are synthesized and implemented on Artix-7 FPGA, and its resource utilization is tabulated in Table II . A graphical representation is shown in Figure 4 . The Transceiver module utilizes 224 slice registers, 428 Slice-LUTs, and 179 LUT-FF pairs as a chip area in Artix-7. The 802. 15.4 Transceiver module works at 270.1 MHz operating Frequency with a minimum period of 3.64 ns. The proposed 802. 15.4 Module is compared with similar existing approaches with improvements, and it is tabulated in Table III . The proposed work is compared with Ref [11] with the same O-QPSK Modulation, and for Zigbee applications, around 76% slice registers and 64% slice LUT's chip area overhead along with 21% total power improvements. Similarly, The Ref [16] uses the Cyclone FPGA device and uses the Multi-regional Frequency Shift-keying (MR-FSR) modulation technique for Smart Metering Utility Networks (SUN) applications. The Ref [16] utilizes more chip area and Power than the proposed work. 
